132 lines
2.9 KiB
C
132 lines
2.9 KiB
C
#ifndef _KERNEL_PLATFORM_ARM32_SYSTEM_H
|
|
#define _KERNEL_PLATFORM_ARM32_SYSTEM_H
|
|
|
|
#include <libkern/c_attrs.h>
|
|
#include <libkern/types.h>
|
|
|
|
/**
|
|
* INTS
|
|
*/
|
|
|
|
void system_disable_interrupts();
|
|
void system_enable_interrupts();
|
|
void system_enable_interrupts_only_counter();
|
|
inline static void system_disable_interrupts_no_counter() { asm volatile("cpsid i"); }
|
|
inline static void system_enable_interrupts_no_counter() { asm volatile("cpsie i"); }
|
|
|
|
/**
|
|
* PAGING
|
|
*/
|
|
|
|
inline static void system_instruction_barrier()
|
|
{
|
|
asm volatile("isb");
|
|
}
|
|
|
|
inline static void system_data_synchronise_barrier()
|
|
{
|
|
asm volatile("dsb ISH");
|
|
}
|
|
|
|
inline static void system_data_memory_barrier()
|
|
{
|
|
asm volatile("dmb ISH");
|
|
}
|
|
|
|
inline static void system_flush_local_tlb_entry(uintptr_t vaddr)
|
|
{
|
|
system_data_synchronise_barrier();
|
|
asm volatile("mcr p15, 0, %0, c8, c7, 3"
|
|
:
|
|
: "r"(vaddr)
|
|
: "memory");
|
|
system_data_synchronise_barrier();
|
|
system_instruction_barrier();
|
|
}
|
|
|
|
inline static void system_flush_all_cpus_tlb_entry(uintptr_t vaddr)
|
|
{
|
|
system_data_synchronise_barrier();
|
|
asm volatile("mcr p15, 0, %0, c8, c3, 3"
|
|
:
|
|
: "r"(vaddr)
|
|
: "memory");
|
|
system_data_synchronise_barrier();
|
|
system_instruction_barrier();
|
|
}
|
|
|
|
inline static void system_flush_whole_tlb()
|
|
{
|
|
asm volatile("mcr p15, 0, %0, c8, c7, 0"
|
|
:
|
|
: "r"(0)
|
|
: "memory");
|
|
system_data_synchronise_barrier();
|
|
}
|
|
|
|
inline static void system_set_pdir(uintptr_t pdir0, uintptr_t pdir1)
|
|
{
|
|
system_data_synchronise_barrier();
|
|
asm volatile("mcr p15, 0, %0, c2, c0, 0"
|
|
:
|
|
: "r"(pdir0)
|
|
: "memory");
|
|
system_flush_whole_tlb();
|
|
}
|
|
|
|
inline static void system_enable_write_protect()
|
|
{
|
|
}
|
|
|
|
inline static void system_disable_write_protect()
|
|
{
|
|
}
|
|
|
|
inline static void system_enable_paging()
|
|
{
|
|
uint32_t val;
|
|
asm volatile("mrc p15, 0, %0, c1, c0, 0"
|
|
: "=r"(val));
|
|
asm volatile("orr %0, %1, #0x1"
|
|
: "=r"(val)
|
|
: "r"(val));
|
|
asm volatile("mcr p15, 0, %0, c1, c0, 0" ::"r"(val)
|
|
: "memory");
|
|
system_instruction_barrier();
|
|
}
|
|
|
|
inline static void system_disable_paging()
|
|
{
|
|
}
|
|
|
|
inline static void system_stop_until_interrupt()
|
|
{
|
|
asm volatile("wfi");
|
|
}
|
|
|
|
NORETURN inline static void system_stop()
|
|
{
|
|
system_disable_interrupts();
|
|
system_stop_until_interrupt();
|
|
while (1) { }
|
|
}
|
|
|
|
/**
|
|
* CPU
|
|
*/
|
|
|
|
void system_cache_clean_and_invalidate(void* addr, size_t size);
|
|
void system_cache_invalidate(void* addr, size_t size);
|
|
void system_cache_clean(void* addr, size_t size);
|
|
|
|
inline static int system_cpu_id()
|
|
{
|
|
// inlined read_cpu_id_register();
|
|
uint32_t res;
|
|
asm volatile("mrc p15, 0, %0, c0, c0, 5"
|
|
: "=r"(res)
|
|
:);
|
|
return res & 0x3;
|
|
}
|
|
|
|
#endif /* _KERNEL_PLATFORM_ARM32_SYSTEM_H */ |